

<b>INSTITUTION</b>	NATIONAL AND KAPODISTRIAN UNIVERSITY OF ATHENS																			
<b>SCHOOL</b>	SCHOOL OF SCIENCE																			
<b>DEPARTMENT</b>	INFORMATICS AND TELECOMMUNICATIONS																			
<b>COURSE LEVEL</b>	UNDERGRADUATE																			
<b>COURSE TITLE</b>	Logic Design Lab																			
<b>COURSE CODE</b>	K02ε	<b>Semester</b>	1	<b>ECTS</b>	2															
<b>TEACHING HOURS per week</b>	<b>THEORY</b>		<b>SEMINAR.</b>		<b>LABORATORY</b>	2hours/group														
<b>COURSE TYPE</b>	<p>Select one of the following and delete the rest Optional Lab (EP)</p> <table border="1"> <thead> <tr> <th>K</th> <th>E1</th> <th>E2</th> <th>E3</th> <th>E4</th> <th>E5</th> <th>E6</th> </tr> </thead> <tbody> <tr> <td>A-B</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table> <p>Fill the table as in the curriculum: Track (A-Computer Science, B- Computer Engineering) / Specialization Compulsory (Y) / Core Specialization (B)/ Elective Specialization (E)</p>						K	E1	E2	E3	E4	E5	E6	A-B						
K	E1	E2	E3	E4	E5	E6														
A-B																				
<b>URL</b>	<a href="https://eclass.uoa.gr/courses/DI375">https://eclass.uoa.gr/courses/DI375</a>																			
<b>EXPECTED PRIOR KNOWLEDGE/ PREREQUISITES AND PREPARATION:</b>																				
<b>TEACHING AND EXAMINATIONS LANGUAGE:</b>	GREEK																			
<b>THE COURSE IS OFFERED TO ERASMUS STUDENTS</b>	NO																			

<b>COURSE CONTENT</b>
<p>This course is about digital circuits design and implementation using Field Programmable Gate Arrays (FPGAs) technologies using CAD tools from Xilinx (Vivado Design Suite WebPACK edition).</p> <p>In details, the course is about digital circuits design using the VHDL hardware description language, under specific timing and I/O constraints, synthesis, implementation and bitstream generation targeting specific FPGA target technology, as well as, verification at all levels of development (VHDL source code, post synthesis, post place &amp; route) using simulation, debug and FPGA validation using a proper FPGA development board.</p> <p>The digital circuits to be designed and implemented are of similar academic importance and complexity to those taught in the undergraduate course of Logic Design (K02).</p> <p>The development board that will be used in the training process is the Xilinx Zedboard hosting a Xilinx Zynq 7000 series FPGA.</p> <p>The course includes the following sections:</p>

1. Digital system implementation technologies - Introduction to Xilinx FPGA technology
2. Methodology and FPGA development flow
3. Downloading, licensing and installation of Xilinx FPGA development tools. Introduction to development board (Zedboard)
4. Basic concepts of modeling with VHDL
5. Basic verification using VHDL testbenches
6. Basic combinational circuits (decoders, encoders, multiplexers, etc.) with VHDL
7. Basic arithmetic operations (addition, subtractions, comparisons, multiplications, etc.) with VHDL
8. Basic state elements (latches, flip-flops, registers, shift registers) with VHDL
9. Counters with VHDL
10. Memories with VHDL
11. Finite State Machines with VHDL
12. Timing constraints and design for timing closure
13. Design using Xilinx IP cores

#### STUDENT LEARNING OBJECTIVES

Teaching-Learning Goals-Expected Learning Outcomes

Upon successful completion of the course the student will be able to:

- Design and implement digital circuits using VHDL hardware description language
- Design and implement digital circuits targeting FPGA technologies using Xilinx software tools
- Understand the synthesis, verification and implementation processes targeting FPGAs

#### TEACHING AND LEARNING METHODS - ASSESSMENT

<b>TEACHING METHOD</b>	<p>In the classroom using PowerPoint slide presentations for the theoretical part of the course (VHDL hardware description language).</p> <p>In the laboratory for the design and implementation of circuits on the FPGA development board.</p>										
<b>USE OF INFORMATION AND COMMUNICATION TECHNOLOGIES</b>	<p>Learning process supported by the e-class platform (Hardware delivery, Announcements)</p> <p>Email communication</p> <p>Utilization of Specialized Software</p>										
<b>TEACHING ORGANIZATION</b> <i>Describe in detail the way and methods of teaching:</i> Enhanced Lectures, Online Lectures, Seminars, Tutorial, Laboratory, Laboratory Exercise, Study & analysis of literature, Practice (Positioning), Interactive teaching, Developing a project, Individual / group work Telework (reference to tools) etc.	<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="width: 60%;">Activity</th> <th style="width: 40%;">Student Workload (hours)</th> </tr> </thead> <tbody> <tr> <td>Lectures</td> <td>12</td> </tr> <tr> <td>Laboratory</td> <td>14</td> </tr> <tr> <td>Independent Study</td> <td>26</td> </tr> <tr> <td><b>Total Course</b></td> <td><b>52</b></td> </tr> </tbody> </table>	Activity	Student Workload (hours)	Lectures	12	Laboratory	14	Independent Study	26	<b>Total Course</b>	<b>52</b>
Activity	Student Workload (hours)										
Lectures	12										
Laboratory	14										
Independent Study	26										
<b>Total Course</b>	<b>52</b>										

<p><i>Details of the student's study hours for each learning activity and hours of non-guided study are shown to ensure that the total workload at the semester corresponds to the ECTS</i></p>							
<p><b>ASSESSMENT OF STUDENTS</b> <i>Description of the assessment process</i></p> <p><i>Assessment Methods, Formative or Concluding, Multiple Choice Test, Quick Response Questions, Test Development Questions, Problem Solving, Written Work, Report / Report, Oral Examination, Public Presentation, Laboratory Work, Other / Other</i></p> <p><i>Fully defined evaluation criteria are mentioned and if and where they are accessible to students.</i></p>	<p>Describe explicitly methods, evaluation tools and provided feedback. The table below is supplemented accordingly.</p> <table border="1" data-bbox="769 653 1414 751"> <thead> <tr> <th>Assessment methods</th> <th>Number</th> <th>Percentage</th> </tr> </thead> <tbody> <tr> <td>Laboratory examination</td> <td>1</td> <td>100%</td> </tr> </tbody> </table>	Assessment methods	Number	Percentage	Laboratory examination	1	100%
Assessment methods	Number	Percentage					
Laboratory examination	1	100%					

<p><b>LITERATURE AND STUDY MATERIALS / READING LIST</b></p>
<p>1) Digital Design (VHDL): An Embedded Systems Approach Using VHDL, Peter J. Ashenden, (In Greek by M.Psarakis, N. Kranitis and D. Gizopoulos), 1<sup>st</sup> Edition, 2010, New Technologies Publications 2) Circuit Design with VHDL, V.A. Pedroni, 1<sup>st</sup> Edition, 2008, Kleidarithmos Publications</p>