- memory; x86 implements multi-level radix-tree Page Tables
- **TLBs** cache frequently used Page Table Entries (PTEs)









EXPLOITING PAGE TABLE LOCALITY FOR AGILE TLB PREFETCHING Georgios Vavouliotis^{1,3}, Lluc Alvarez^{1,3}, Vasileios Karakostas⁴, Konstantinos Nikas⁴, Nectarios Koziris⁴, Daniel A. Jiménez², and Marc Casas^{1,3} ¹Barcelona Supercomputing Center ²Texas A&M University ³Universitat Politècnica de Catalunya ⁴National Technical University of Athens

Championship Value Prediction. We refer to GAP and XSBench workloads as Big Data (BD) workloads

	Evaluated T			refet
• SP [3]	• DP [3]	• ASP [3]	• STP	





Address Translation Bottleneck

- TLB misses cause long-latency page walks
- Frequent TLB misses deteriorate system's
- performance • Increase in applications' working set sizes outpaces the increase in TLB sizes
- Workloads with massive data footprints exacerbate TLB pressure

Analysis Findings • Exploiting page table locality for TLB prefetching has the potential to improve performance • Exploiting page table locality for TLB prefetching reduces the page walk references to the memory hierarchy (L1C, L2C, LLC, DRAM) • Prefetching all "free" PTEs per page walk provides suboptimal performance benefits **Key Properties** • SBFP can be combined with any TLB prefetching scheme without modifications • SBFP can operate on both demand and prefetch page walks free distance +1 • SBFP reduces the negative impact +2 -3 of prefetch page walks on memory +4 references

• MASP

7. Evaluation



tchers • H2P

• ATP

- Compare SBFP with scenarios that exploit page table locality
- Each prefetcher uses its own optimal set of free distances based on static



- NaiveFP, StaticFP, and SBFP experience higher performance gains and less memory references due to page walks than NoFP for all prefetchers – Free prefetching provides PQ hits that reduce demand page walks
- ATP+SBFP outperforms the best prior TLB prefetcher by 8.7%, 3.4%, and 4.2% for the QMM, SPEC, and BD workloads, respectively
- ATP with SBFP eliminates by 37%, 26%, and 5% the page walk memory references for the QMM, SPEC, and BD workloads, respectively
 - ATP+SBFP outperforms the ISO-Storage scenario
 - ASAP [4] improves the performance of ATP+SBFP

[3] Kandiraju et al., "Going the Distance for TLB Prefetching: An Application-driven Study", ISCA'02

This work has received funding from the European Union's Horizon 2020 research and innovation programme under grant agree-

Morrigan: A Composite Instruction TLB Prefetcher – MICRO'21

Instruction TLB prefetching for big code applications