#### georgios.vavouliotis@bsc.es



BSC

UPC

Barcelona Supercomputing Center Centro Nacional de Supercomputación



MINISTERIO DE CIENCIA, INNOVACIÓN Y UNIVERSIDADES



UNIVERSITAT POLITÈCNICA DE CATALUNYA BARCELONATECH



Departament d'Arquitectura de Computadors

# Exploiting Page Table Locality for Agile TLB Prefetching

Georgios Vavouliotis<sup>1,2</sup> Lluc Alvarez<sup>1,2</sup> Vasileios Karakostas<sup>3</sup> Konstantinos Nikas<sup>3</sup> Nectarios Koziris<sup>3</sup> Daniel A. Jiménez<sup>4</sup> Marc Casas<sup>1,2</sup>

> <sup>1</sup>Barcelona Supercomputing Center <sup>2</sup>Universitat Politecnica de Catalunya <sup>3</sup>National Technical University of Athens <sup>4</sup>Texas A&M University

# **Executive Summary**

- Problem Statement
  - Address translation overheads due to data accesses
- Our approach —> TLB Prefetching
  - Operates on the microarchitectural level
  - Relies on the memory access patterns of the application
  - Does not disrupt the virtual memory subsystem
- Contributions
  - Sampling-based Free TLB Prefetching (SBFP)
    - Exploit page table locality to enhance TLB prefetching
  - Agile TLB Prefetcher (ATP)
    - Novel composite TLB prefetching scheme

Combining ATP with SBFP improves geomean performance by more than 10% across different benchmark suites and reduces most of the page walk references to the memory hierarchy



- Background
- Sampling-based Free TLB Prefetching (SBFP)
- Agile TLB Prefetcher (ATP)
- Methodology
- Evaluation
- Conclusions

# **Address Translation**

• Each memory access requires a virtual to physical translation



• Modern systems provide sophisticated software and hardware support to

accelerate address translation









# **Translation Lookaside Buffer (TLB)**



Last level TLB misses account for most of the cycles spent in the TLB miss handler<sup>1</sup>





## **Translation Lookaside Buffer (TLB)**

Address translation poses severe performance penalties, especially for big data applications<sup>1,2</sup>



Our analysis indicates that a Perfect TLB<sup>3</sup> improves geometric mean performance by up to 70% across different contemporary benchmark suites

#### Address translation overhead is an emerging problem

\*\*Gras et. al, "Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks", SEC'18

<sup>1</sup>XSBench, https://github.com/ANL-CESAR/XSBench <sup>2</sup>Beamer et. al, "The GAP benchmark suite", CoRR'15

# **TLB Prefetching**



# **TLB Prefetching**



# x86 Page Table Walking



# Motivation for Exploiting Page Table Locality



# Motivation for Exploiting Page Table Locality



# Motivation for Exploiting Page Table Locality



Prefetching all the free PTEs per page walk results in sub-optimal performance gains

# Sampling-based Free TLB Prefetching (SBFP)

- Prefetch only the useful free PTEs per page walk
- Adapt to phase-based behaviors
- Can be combined with any TLB prefetcher
- Exploit page table locality for both demand and prefetch page walks

# Terminology

- After a page table walk, 8 PTEs are stored into a cache line
- Free Distance = signed distance between the PTE that holds the demand

translation and another free PTE

• 14 possible free distances, from -7 to +7 (excluding zero)



e.g., Free Distance(0xA0) = -3

# Sampling-based Free TLB Prefetching - Overview

#### saturating counters

#### Free Distance Table (FDT)

C-7 C-6 C-5 C-4 C-3 C-2 C-1 C+1 C+2 C+3 C+4 C+5 C+6 C+7

#### **Prefetch Queue**

virtual page	physical page	free distance

# Samplervirtual<br/>pagefree<br/>distanceJage</t

# Sampling-based Free TLB Prefetching - Operation

 $cache_position(0xA3) = 3$ 



#### **Prefetch Queue**

virtual	physical	free
page	page	distance
0xA1	0xF1	-2
0xA2	0xG2	-1
0xA6	0xF6	3

	Sampler	
	virtual	free
Threshold	page	distance
	0xA4	1
	0xA0	-3
	0xA5	4
	0xA7	2

Sampling-based Free TLB Prefetching – Updating FDT

#### Free Distance Table (FDT)



#### **Prefetch Queue**

virtual page	physical page	free distance
		(
0xA1	0xF1	-2
0xA2	0xG2	-1
0xA6	0xF6	3

#### Sampler

virtual	free
page	distance
0xA4	1
0xA0	-3
0xA5	4
0xA7	2

#### Sampling-based Free TLB Prefetching – Updating FDT







# **Agile TLB Prefetcher (ATP)**



Main Memory

# Motivation for Agile TLB Prefetcher (ATP)

- There is no state-of-the-art TLB prefetcher that performs best across all considered workloads
- Different workloads correlate well with different features (e.g., strides, distances between virtual pages, PC)
- When the TLB miss behavior is irregular, state-of-the-art TLB prefetchers issue useless prefetch requests

# Agile TLB Prefetcher (ATP)

Combine three low-cost TLB prefetchers

Adaptive selection logic and throttling mechanisms



## Stride TLB Prefetcher (STP)



# H2 Prefetcher (H2P)





<sup>1</sup>G. B. Kandiraju and A. Sivasubramaniam, "Going the Distance for TLB Prefetching: An Application-driven Study", ISCA'02









# **Simulation Infrastructure**

#### • ChampSim<sup>1</sup>

#### • Trace-driven multi-core out-of-order simulator

• x86 page table walker

Component	Parameters	Latency
L1 I-TLB	64-entry, 8-way	1cc
L1 D-TLB	64-entry, 8-way	1cc
L2 TLB	1536-entry, 12-way	8cc
Page Structure Caches	3-level Split PSC, PML4: 2-entry, PDP: 4-entry, PD: 32-entry	2cc
Prefetch Queue	64-entry, fully assoc.	2cc
Sampler	64-entry, fully assoc	2cc
L1 iCache	32KB, 8-way	1cc
L1 dCache	32KB, 8-way	1cc
L2 Cache	256KB, 8-way	8cc
LLC	2MB/core, 16-way	20cc
DRAM	4GB, tRP=tRCD=tCAS=11	variable

## Workloads

- SPEC CPU 2006 benchmark suite
- SPEC CPU 2017 benchmark suite
- Industrial workloads provided by Qualcomm for Championship Value Prediction (CVP-1)
- Big Data workloads
  - GAP benchmark suite
  - XSBench

SimPoint Methodology

TLB MPKI > 1

## State-of-the-art Data TLB Prefetchers<sup>1</sup>

• Sequential Prefetcher (SP)

• Prefetch the PTE of the page located next to the one produced the TLB miss

• Distance Prefetcher (DP)

• Distances between pages that produce consecutive TLB misses

• Arbitrary Stride Prefetcher (ASP)

PC-correlated prefetcher

<sup>1</sup>G. B. Kandiraju and A. Sivasubramaniam, "Going the Distance for TLB Prefetching: An Application-driven Study", ISCA'02

# **Scenarios that Exploit Free TLB Prefetching**

- No Free TLB Prefetching (NoFP)
  - Free prefetching is not exploited
- Naive Free TLB Prefetching (NaiveFP)
  - All free PTEs are stored into the PQ
- Static Free TLB Prefetching (StaticFP)
  - Static offline exploration of the overall most useful free distances per TLB prefetcher





The scenarios that exploit page table locality (NaiveFP, StaticFP, SBFP) significantly improve performance over NoFP



SBFP provides larger speedups than the other scenarios that exploit page table locality across all evaluated TLB prefetchers



ATP combined with SBFP provides the overall best speedups

ATP+SBFP improves geomean performance by 16.2%, 11.1%, and 11.8% for the Qualcomm, SPEC, and Big Data workloads

ATP+SBFP outperforms the best already proposed TLB prefetcher by 8.7%, 3.4%, and 4.2% for the Qualcomm, SPEC, and Big Data workloads



'page walk memory reference' is a reference to the memory hierarchy (L1, L2, LLC, DRAM) due to a page walk



Large increase in page walk memory references when page table locality is not exploited (NoFP)



The scenarios that exploit page table locality (NaiveFP, StaticFP, SBFP) significantly reduce the page walk memory references



SBFP provides the highest reduction in page walk memory references across all evaluated TLB prefetchers



ATP combined with SBFP provides the overall highest reduction in page walk memory references

ATP+SBFP reduces the page walk memory references by 37%, 26%, and 5% for the Qualcomm, SPEC, and Big Data workloads, over a baseline without TLB prefetching

# **Storage Overhead**

- SBFP requires 0.31KB of storage
- ATP requires 1.68KB of storage
- ATP combined with SBFP requires 1.99KB of storage
- ATP combined with SBFP outperforms the ISO-storage<sup>1</sup> scenario by more

than 9% across all the benchmark suites

<sup>1</sup>L2-TLB is augmented with additional entries to match the storage budget of ATP+SBFP

# **Additional Evaluation Results**

- Activation ratio of the constituent prefetchers of ATP
- Portion of the PQ hits provided by ATP and SBFP
- Performance improvement when 2MB pages are used
- Dynamic energy consumption of address translation
- Comparison with other approaches that improve TLB performance



- This work reduces the address translation overheads via TLB prefetching
  - microarchitectural technique | relies on the memory access patterns | not disruptive
- Our proposal
  - Sampling-based Free TLB Prefetching (SBFP)
    - Exploit page table locality to enhance the performance of prior and novel TLB prefetchers
  - Agile TLB Prefetcher (ATP)
    - Composite TLB prefetcher that combines three low-cost TLB prefetchers and disables prefetching when the TLB miss stream is irregular

Combining ATP with SBFP improves geomean performance by more than 10% across different benchmark suites and reduces most of the page walk references to the memory hierarchy





UPC

Barcelona Supercomputing Center Centro Nacional de Supercomputación



MINISTERIO DE CIENCIA, INNOVACIÓN Y UNIVERSIDADES



UNIVERSITAT POLITÈCNICA DE CATALUNYA BARCELONATECH

Departament d'Arquitectura de Computadors

Generalitat de Catalunya



#### georgios.vavouliotis@bsc.es